Applicant:

Jin-Hyuk LEE, Gu-Sung KIM, Dong-Ho LEE and Dong-Hyeon JANG

Serial No:

not yet assigned

Examiner:

not yet assigned

Filing Date:

October 21, 2003

Group:

not yet assigned

Title:

METHOD FOR MANUFACTURING A WAFER LEVEL CHIP SCALE PACKAGE

## INFORMATION DISCLOSURE CITATION FORM PTO-1449 (Modified)

## **U.S. PATENT DOCUMENTS**

<u>U.S. PATENT DOCUMENTS</u>						
Exam <u>Init</u>	Ref	Document Number	Issue <u>Date</u>	Name	<u>Class</u>	Sub <u>Class</u>
FOREIGN PATENT DOCUMENTS						
Exam <u>Init</u>	<u>Ref</u>	Document <u>Number</u>	Publication Date	Country	Name	
菊		2001-04529	1/15/2001	Korea	Sun-Jin Ch	10
7		2000-65487	11/15/2000	Korea	Lee and Si	m ·
\$		2000-286283	10/13/2000	Japan	Kuniyasu	
OTHER DOCUMENTS						
Exam <u>Init</u> \( \( \) \( \)	Ref	Author, Title, Date, Pertinent Pages, Etc.)				
		English language of Korean Abstract for Korean Patent Publication No. 2001-04529, filed 1/15/2001.				
		English language of Korean Abstract for Korean Patent Publication No. 2000-65487, filed 11/15/2000.				
<u> </u>		English language of Japanese Abstract for Japanese Patent Publication No. 2000-286283, filed 10/13/2000.				

Examiner:

Date Considered: 67-5